|
CN105335148A
|
|
Integrated circuit with configurable application platform (CAP)
|
|
CN105278394A
|
|
Circuit and method of parallel configuration on the basis of FPGA (Field-Programmable Gate Array)
|
|
CN104678815A
|
|
Interface structure and configuration method of FPGA (field programmable gate array) chip
|
|
CN104679529A
|
|
Layout method of FPGA (Field Programmable Gate Array) chip clock net
|
|
CN104639149A
|
|
Tri-mode high-speed level up-converting circuit
|
|
CN104636290A
|
|
FPGA chip configuration structure and method based on multiple configuration chain groups
|
|
CN104636151A
|
|
FPGA chip configuration structure and configuration method based on application memorizers
|
|
CN104569582A
|
|
Method for realizing frequency measurement and FPGA circuit
|
|
CN104571984A
|
|
Extensible FPGA (Field Programmable Gate Array) display system with MCU (Microprogrammed Control Unit), display method and electronic equipment
|
|
CN104579240A
|
|
FPGA-based configurable-coefficient filter and filtering method, and electronic equipment
|
|
CN104575508A
|
|
Processing method and device for audio signal modulation
|
|
CN104572010A
|
|
Multiplier based on FPGA (field programmable gate array) chip
|
|
CN104571890A
|
|
Touch control sliding display system, electronic equipment and display method
|
|
CN104572579A
|
|
Dynamic multi-selection-region division method based on FPGA (field programmable gate array) analytical layout solver
|
|
CN104426479A
|
|
Low-power consumption, low-jitter, and wide working-range crystal oscillator circuit
|
|
CN104426541A
|
|
Phase-locked loop circuit for spreading spectrum control, and method
|
|
CN104424369A
|
|
Time sequence estimation method for FPGA (field programmable gate array) post-mapping net list
|
|
CN104424367A
|
|
Technological mapping method and integrated circuit for optimizing register control signal
|
|
CN104426511A
|
|
Technical mapping method and integrated circuit for automatically generating global asynchronous reset signals
|
|
CN104281508A
|
|
Test method of interconnected wire stuck-at fault of field-programmable gate array (FPGA)
|
