Methods and apparatus for generating functional test programs by traversing a finite state model of an instruction set architecture
WO0235856A2
Methods and apparatus for efficient vocoder implementations
WO0198898A1
Methods and apparatus for indirect vliw memory allocation
WO0163438A1
Methods and apparatus for providing bit-reversal and multicast functions utilizing dma controller
WO0135267A1
Methods and apparatus for efficient cosine transform implementations
WO0079400A1
Methods and apparatus for generalized event detection and action specification in a processor
WO0079394A1
Methods and apparatus for providing manifold array (manarray) program context switch with array reconfiguration control
WO0078120A2
Methods and apparatus for initiating and resynchronizing multi-cycle simd instructions
US6397324B1
Accessing tables in memory banks using load and store address generators sharing store read port of compute register file separated from address register file
WO0042499A1
Methods and apparatus to dynamically reconfigure the instruction pipeline of indirect very long instruction word scalable processor
US6260082B1
Methods and apparatus for providing data transfer control
US6256683B1
Methods and apparatus for providing direct memory access control
IL143431D0
Methods and apparatus for scalable instruction set architecture with dynamic compact instructions
IL143430D0
System for dynamic vliw sub-instruction selection for execution time parallelism in an indirect vliw processor
IL142856D0
Method and apparatus for improved motion estimation for video encoding
US6408382B1
Methods and apparatus for abbreviated instruction sets adaptable to configurable processor architecture
WO0022535A1
Methods and apparatus for dynamically merging an array controller with an array processing element
WO0022542A1
Methods and apparatus for manarray pe-pe switch control
US6356994B1
Methods and apparatus for instruction addressing in indirect VLIW processors
