|
US2015334034A1
|
|
Methods and systems for accessing remote digital data over a wide area network (wan)
|
|
US2008219160A1
|
|
Programmable hardware-based traffic policing
|
|
WO2008067323A2
|
|
Network processor integrated circuit with a software programmable search engine communications module
|
|
US2008107020A1
|
|
Highly-scalable hardware-based traffic management within a network processor integrated circuit
|
|
US7349411B2
|
|
Economically expansible switching network
|
|
US7310348B2
|
|
Network processor architecture
|
|
AU2003226394A8
|
|
Data forwarding engine
|
|
AU2003226395A8
|
|
Network processor architecture
|
|
AU2002326995A1
|
|
Vertical instruction and data processing in a network processor architecture
|
|
US7349435B2
|
|
Multiport overhead cell processor for telecommunications nodes
|
|
US7221687B2
|
|
Reference timing architecture
|
|
AU2002307270A1
|
|
System and method for memory management within a network processor architecture
|
|
US7139291B2
|
|
Hitless reconfiguration of a switching network
|
|
US7145882B2
|
|
Multiplexed automatic protection switching channels
|
|
US7173902B2
|
|
Expansion of telecommunications networks with automatic protection switching
|
|
US7269130B2
|
|
Redundant add/drop multiplexor
|
|
US7161965B2
|
|
Add/drop multiplexor with aggregate serializer/deserializers
|
|
US7145922B2
|
|
Composite add/drop multiplexor with crisscross loop back
|
|
US7110424B2
|
|
Bi-directional serializer/deserializer with discretionary loop-back
|
|
US7433964B2
|
|
Coherent provisioning of multiple traffic paths in transport networks
|
