|
US10892765B1
|
|
Relocking a phase locked loop upon cycle slips between input and feedback clocks
|
|
US2019384351A1
|
|
Hitless switching when generating an output clock derived from multiple redundant input clocks
|
|
US2019386644A1
|
|
Avoiding very low duty cycles in a divided clock generated by a frequency divider
|
|
US2019319586A1
|
|
Charge pump for scaling the highest of multiple voltages when at least one of the multiple voltages varies
|
|
US10389250B1
|
|
Operating mode for a DC-DC converter to obtain a broad range of output voltages
|
|
US2018316322A1
|
|
Managing a shoot-through condition in a component containing a push-pull output stage
|
|
US2018309413A1
|
|
Correcting for non-linearity in an amplifier providing a differential output
|
|
US2016336923A1
|
|
Phase locked loop with low phase-noise
|
|
US9438257B1
|
|
Programmable frequency divider providing output with reduced duty-cycle variations over a range of divide ratios
|
|
US2016329902A1
|
|
Reducing errors due to non-linearities caused by a phase frequency detector of a phase locked loop
|
|
US2015045095A1
|
|
Power amplifier providing high efficiency
|
