|
WO2007119171A2
|
|
Video receiver providing video attributes with video data
|
|
EP1659727A2
|
|
Iterative decoding of packet data
|
|
US2006033735A1
|
|
Method and apparatus for generating hierarchical depth culling characteristics
|
|
US7002899B2
|
|
Method and apparatus to improve SCDMA headroom
|
|
US7053863B2
|
|
Wireless device method and apparatus with drawing command throttling control
|
|
US6940503B2
|
|
Method and apparatus for processing non-planar video graphics primitives
|
|
US7055038B2
|
|
Method and apparatus for maintaining secure and nonsecure data in a shared memory system
|
|
US6781587B2
|
|
Video graphic interface device and method for portrait and landscape image display modes
|
|
EP1133171A2
|
|
Multi-media receiver
|
|
US6934389B2
|
|
Method and apparatus for providing bus-encrypted copy protection key to an unsecured bus
|
|
US6903739B2
|
|
Graphic display system having a frame buffer with first and second memory portions
|
|
US7113194B2
|
|
Method and apparatus for rotating an image on a display
|
|
US6690427B2
|
|
Method and system for de-interlacing/re-interlacing video on a display device on a computer system during operation thereof
|
|
US6715089B2
|
|
Reducing power consumption by estimating engine load and reducing engine clock speed
|
|
US6771269B1
|
|
Method and apparatus for improving processing throughput in a video graphics system
|
|
US6950772B1
|
|
Dynamic component to input signal mapping system
|
|
EP1107177A2
|
|
Method and apparatus for processing portions of primitives that are being rendered
|
|
US6411142B1
|
|
Common bias and differential structure based DLL with fast lockup circuit and current range calibration for process variation
|
|
US6646512B2
|
|
Self-bias and differential structure based PLL with fast lockup circuit and current range calibration for process variation
|
|
US6697033B1
|
|
Method and system for changing a display device on a computer system during operation thereof
|
