|
WO2011082145A2
|
|
Transmit power control
|
|
US2011268051A1
|
|
System and method for controlling wlan and bluetooth communications
|
|
WO2011112211A1
|
|
Providing ephemeris data and clock corrections to a satellite navigation system receiver
|
|
US7982549B1
|
|
Dual self-calibrating low-power oscillator system and operation
|
|
US7821305B1
|
|
Dual voltage buffer with current reuse
|
|
GB201100854D0
|
|
Satellite navigation receiver having configurable acquisition and tracking engines
|
|
US7898309B1
|
|
Analog duty cycle correction loop for clocks
|
|
TW201036336A
|
|
Fractional and integer PLL architectures
|
|
WO2009124145A2
|
|
Fractional and integer pll architectures
|
|
US7825723B1
|
|
Method and apparatus using an I/O device to eliminate a level shifter in low-voltage CMOS integrated circuits
|
|
US7768346B1
|
|
System for amplifier linearization with envelope feedback
|
|
US7821118B1
|
|
Power distribution pattern for a ball grid array
|
|
US7929508B1
|
|
Radio frequency signal analysis and classification using time-frequency information
|
|
US2009322599A1
|
|
Satellite navigation receiver having configurable acquisition and tracking engines
|
|
US7834790B1
|
|
Communication device including a power reduction mechanism
|
|
US7944395B1
|
|
Weighted dilution of precision calculation for GPS fix qualification
|
|
US7848219B1
|
|
Radar detection for wireless communication devices
|
|
US7675443B1
|
|
Saturation detector for an ADC
|
|
US8010072B1
|
|
Charge pump current compensation for phase-locked loop frequency synthesizer systems
|
|
US2009285279A1
|
|
Phase frequency detector with pulse width control circuitry
|
