|
JPH02306355A
|
|
Bus lock system
|
|
JPH038046A
|
|
Method for preserving write-in order in pipe line computer system
|
|
EP0365322A2
|
|
Method and apparatus for exception handling in pipeline processors having mismatched instruction pipeline depths
|
|
EP0366324A2
|
|
Efficient cache write technique through deferred tag modification
|
|
EP0366323A2
|
|
Duplicate tag store purge queue
|
|
EP0366318A2
|
|
Floating point pipeline processor
|
|
EP0365187A2
|
|
Apparatus for selective execution of instructions following a branch instruction
|
|
US4940929A
|
|
AC to DC converter with unity power factor
|
|
US5022004A
|
|
Method and apparatus for DRAM memory performance enhancement
|
|
US4994962A
|
|
Variable length cache fill
|
|
US5008636A
|
|
Apparatus for low skew system clock distribution and generation of 2X frequency clocks
|
|
US4979099A
|
|
Quasi-fair arbitration scheme with default owner speedup
|
|
US5023907A
|
|
Network license server
|
|
EP0377639A1
|
|
Quadratic interpolation for shaded image generation
|
|
US4857901A
|
|
Display controller utilizing attribute bits
|
|
US4951192A
|
|
Device for managing software configurations in parallel in a network
|
|
US4809170A
|
|
Computer device for aiding in the development of software system
|
|
US4716575A
|
|
Adaptively synchronized ring network for data communication
|
|
US4746773A
|
|
Connector for automatically maintaining the integrity of a communications network
|
|
US4751446A
|
|
Lookup table initialization
|
