|
US2014019780A1
|
|
Active power dissipation detection based on erroneus clock gating equations
|
|
US2012216004A1
|
|
Thread transition management
|
|
US2012072700A1
|
|
Multi-level register file supporting multiple threads
|
|
US2011283096A1
|
|
Register file supporting transactional processing
|
|
US2010250902A1
|
|
Tracking deallocated load instructions using a dependence matrix
|
|
US2010058035A1
|
|
System and method for double-issue instructions using a dependency matrix
|
|
US2010058033A1
|
|
System and method for double-issue instructions using a dependency matrix and a side issue queue
|
|
US2009113182A1
|
|
System and Method for Issuing Load-Dependent Instructions from an Issue Queue in a Processing Unit
|
|
US2008244242A1
|
|
Using a Register File as Either a Rename Buffer or an Architected Register File
|
|
US2008016408A1
|
|
System and Method for Streaming High Frequency Trace Data Off-Chip
|
|
US2007088989A1
|
|
Method for dynamically choosing between varying processor error resolutions
|
